Are you over 18 and want to see adult content?
More Annotations
![A complete backup of lovepetclinic.com](https://www.archivebay.com/archive5/images/c214a258-ba39-4c81-8b9c-ef287b17c978.png)
A complete backup of lovepetclinic.com
Are you over 18 and want to see adult content?
![A complete backup of consistentgolf.com](https://www.archivebay.com/archive5/images/ce50e69e-60b9-4467-9166-be2046bf6684.png)
A complete backup of consistentgolf.com
Are you over 18 and want to see adult content?
![A complete backup of sergeysobolev.com](https://www.archivebay.com/archive5/images/264b7f2a-5db9-4621-b89d-de7a5ddd6c85.png)
A complete backup of sergeysobolev.com
Are you over 18 and want to see adult content?
![A complete backup of travelerscenturyclub.org](https://www.archivebay.com/archive5/images/3404535b-cc57-43ee-8952-ca22ea150c21.png)
A complete backup of travelerscenturyclub.org
Are you over 18 and want to see adult content?
![A complete backup of freehyperspace.com](https://www.archivebay.com/archive5/images/fdfa3ecd-f77b-49a4-bfd9-2fffc9715483.png)
A complete backup of freehyperspace.com
Are you over 18 and want to see adult content?
![A complete backup of phillylacrosse.com](https://www.archivebay.com/archive5/images/5226d531-a587-49ba-84e6-f4d9a0a76a8d.png)
A complete backup of phillylacrosse.com
Are you over 18 and want to see adult content?
Favourite Annotations
![A complete backup of www.artofzoo.com](https://www.archivebay.com/archive5/images/32daf1b6-74f8-42fc-b950-9d9437470007.png)
A complete backup of www.artofzoo.com
Are you over 18 and want to see adult content?
![A complete backup of www.topboard.org](https://www.archivebay.com/archive5/images/3720358e-4197-4501-9282-e7b335ba10e8.png)
A complete backup of www.topboard.org
Are you over 18 and want to see adult content?
![A complete backup of www.thecandidforum.com](https://www.archivebay.com/archive5/images/06fb949c-1ce0-4af7-af52-ed5c97f71f48.png)
A complete backup of www.thecandidforum.com
Are you over 18 and want to see adult content?
![A complete backup of www.www.streamray.com](https://www.archivebay.com/archive5/images/c109b3c4-6f98-4b8f-881e-34ba5d1dd2c8.png)
A complete backup of www.www.streamray.com
Are you over 18 and want to see adult content?
![A complete backup of www.www.zenra.net](https://www.archivebay.com/archive5/images/75b0a75d-effe-4d1f-b1b0-41d7be3ad9d3.png)
A complete backup of www.www.zenra.net
Are you over 18 and want to see adult content?
![A complete backup of www.www.nanabook.com](https://www.archivebay.com/archive5/images/84f832b9-4879-40c5-98a6-66e43d5e347a.png)
A complete backup of www.www.nanabook.com
Are you over 18 and want to see adult content?
![A complete backup of www.dvdgayonline.com](https://www.archivebay.com/archive5/images/f6f0a49d-1fab-472e-a6ca-02136d562c19.png)
A complete backup of www.dvdgayonline.com
Are you over 18 and want to see adult content?
Text
2008.
"GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! S11 & S21 IN LTSPICE Welcome to EDAboard.com. Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. PLEASE EXPLAIN THE TERM 3DB BANDWIDTH Any amplifier has a certain frequency response. That is the gain has a certain variation with the frequency of the signal. 3dB means the signal is at half its power. 3dB bandwidth is the range of frequency considered useful where the signal is above half of its maximum power. see the attached frequency/power graph. - FAILED TO CONVERGE IN PSPICE A/D LITE Reaction score. 12,773. Trophy points. 1,393. Activity points. 277,356. You are applying positive bulk-source and bulk-drain voltages, resulting in unlimited substrate diode currents. Despite of the question if this is a reasonable setup, you should at least connect as series resistor to the bulk terminal. Jun 2, 2014. - : PSPICE ERROR EXPECTING KEYWORD Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! TRAN KEYWORD IN VERILOG Hello, I do not completely understand use of tran keyword in verilog. Example : tran c (a,b); Explanation says The tran switch acts as a buffer between the two signals a and b. Either a or b can be the driver signal. My question is if a and b both are connected to some different signal, who UNABLE OVERRIDE PARAM IN VCS I have a parameter to override that works great in Incisive using -defparam. I'm unable to find an equivalent that works in VCS. Here are the ones I've tried 1. +gfile the override file contains assign "new_value_as_string" 2. -pvalue =newvalue PVALUE doesn't work becauseit doesn't accept
MODEL COVERAGE MERGING PROBLEM When merging coverage file from individual test case, i face this issue, please take a look and help me please: Merging file case1/cover.ucdb Merging file case2/cover.ucdb ** Warning: (vcover-6820) Source code mismatch detected while merging ucdb file FORUM FOR ELECTRONICSTCAD-SIMULATION AND MODELINGSEARCH BLOGSRF MICROWAVE IC DESIGNERSMISCELLANEOUS ENGINEERING Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! THE DIFFERENCE BETWEEN CWORST, RCWORST, CBEST, RCBEST 3,100. rcworst or cworst. they are different kinds of spef (standard parasitic extraction file) which are extracted by the tool like QRC for post rounting timing analysis for setup and hold violations. We back annotate these exacted files for timing closure. Suresh. Jan 28,2008.
"GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! S11 & S21 IN LTSPICE Welcome to EDAboard.com. Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. PLEASE EXPLAIN THE TERM 3DB BANDWIDTH Any amplifier has a certain frequency response. That is the gain has a certain variation with the frequency of the signal. 3dB means the signal is at half its power. 3dB bandwidth is the range of frequency considered useful where the signal is above half of its maximum power. see the attached frequency/power graph. - FAILED TO CONVERGE IN PSPICE A/D LITE Reaction score. 12,773. Trophy points. 1,393. Activity points. 277,356. You are applying positive bulk-source and bulk-drain voltages, resulting in unlimited substrate diode currents. Despite of the question if this is a reasonable setup, you should at least connect as series resistor to the bulk terminal. Jun 2, 2014. - : PSPICE ERROR EXPECTING KEYWORD Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! TRAN KEYWORD IN VERILOG Hello, I do not completely understand use of tran keyword in verilog. Example : tran c (a,b); Explanation says The tran switch acts as a buffer between the two signals a and b. Either a or b can be the driver signal. My question is if a and b both are connected to some different signal, who UNABLE OVERRIDE PARAM IN VCS I have a parameter to override that works great in Incisive using -defparam. I'm unable to find an equivalent that works in VCS. Here are the ones I've tried 1. +gfile the override file contains assign "new_value_as_string" 2. -pvalue =newvalue PVALUE doesn't work becauseit doesn't accept
MODEL COVERAGE MERGING PROBLEM When merging coverage file from individual test case, i face this issue, please take a look and help me please: Merging file case1/cover.ucdb Merging file case2/cover.ucdb ** Warning: (vcover-6820) Source code mismatch detected while merging ucdb file CADENCE TRANSIENT ANALYSIS CONVERGENCE PROBLEM Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! HOW TO DESIGN HORN OPERATING FREQUENCY AND BANDWIDTH Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! WHAT'S THE DIFFERENCE BETWEEN 3 PHASE 400V, 3 PHASE 220 V Activity points. 6,376. in India 400 V and above is generally used in industries. 220V - 230 V is house hold appliances. 110V is used in rail system and other system which support only charging of batteries and stuff which has a wider range of ip voltage rating. they are just voltage readings of the transmitted power signal. CALCULATING BANDWIDTH Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! - QUECTEL EC25-E WITH STM32 Joined Apr 17, 2014 Messages 19,688 Helped 4,335 Reputation 8,677 Reaction score 4,299 Trophy points 1,393 Activity points 130,350 FLOATING POINT MULTIPLICATION USING VHDL Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. Registration is free. HOW TO ADD NEW COMPONENT IN LT SPICE Joined Oct 1, 2012 Messages 513 Helped 96 Reputation 192 Reaction score 112 Trophy points 1,323 Activity points 5,607 DETERMINING INDUCTANCE/CAPACITANCE FROM S-PARAMETERS capacitance from s parameters. 1. Find an appropriate model including the most important parasitics. 2. Find some good starting component values for the I/C and their parasitics. 3. Optimize the component value and parasitics (preferrably automatically) to the S-parameters match the model as good as possible. A good starting point forinductors
UNDERDRIVE / OVERDRIVE It's sometimes used in the 65nm process. But I think I found the answer (at least partially): "2.5V under-drive 1.8V is a kind of device, the vcc can be 1.8V by changing gate length, no need any extra mask. So is 2.5V over-drive 3.3V. They are available in the N65 process with IO is 2.5V." But I'm still a bit puzzled: looking at theTSMC pdk
CAN APPLICATION WITH CANBUS VS CANOPEN Hi Oliver, You only need the CANopen protocol if you intend to communicate with devices which provide it as the means for controlling or monitoring them. If you are building a custom network you can come-up with your own controlling scheme using the inherent capabilities of CANbus: for example, you can send and receive packetsof up to 8 bytes
S11 & S21 IN LTSPICE Welcome to EDAboard.com. Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. MODELING CLOCK WITH JITTER IN VERILOG Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! NCSIM DUMP FSDB PROBLEM EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. Registration isfree.
CALCULATING BANDWIDTH Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! ILLEGAL BUS REFERENCE CADENCE Hi i have a idc source (i1) wer the +ve terminal is connected to drain of a transistor wer another pin (i2) is already given. And the -ve pin of the idc source (-i1) to second transistor drain and same to this second transistor drain another pin (i2) is given. I need to do thelayout too. But i
TRAN KEYWORD IN VERILOG Hello, I do not completely understand use of tran keyword in verilog. Example : tran c (a,b); Explanation says The tran switch acts as a buffer between the two signals a and b. Either a or b can be the driver signal. My question is if a and b both are connected to some different signal, who WARNING IN CADENCE BECAUSE OF SHORTED OUTPUTS A warning is just a warning: it's in your responsibility if you connect outputs together.Normally this shouldn't be done, but there are of course cases where it may be done: e.g. pull-down outputs with a common pull-up, well-controlled tri-state outputs, or well symmetrized parallel outputs producing exactly the same signal (if a single output cannot deliver enough current). - I AM GETTING AN ERROR: LESS THAN 2 CONNECTIONS Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! PROBLEM :WARNING REDUDANT DIGITS IN NUMERICAL Trophy points. 1,286. Location. italy. Activity points. 1,567. Hy i've a problem with this warning RDGN redudant digits in numerical literal. My problems are related at my declaration of numbers, like: 8'h00001111. I've tried to write 8'h1111 but the warning exists. SHOULD I USE WIRE TYPE UNDER INOUT PORT? Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! S11 & S21 IN LTSPICE Welcome to EDAboard.com. Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. MODELING CLOCK WITH JITTER IN VERILOG Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! NCSIM DUMP FSDB PROBLEM EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. Registration isfree.
CALCULATING BANDWIDTH Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! ILLEGAL BUS REFERENCE CADENCE Hi i have a idc source (i1) wer the +ve terminal is connected to drain of a transistor wer another pin (i2) is already given. And the -ve pin of the idc source (-i1) to second transistor drain and same to this second transistor drain another pin (i2) is given. I need to do thelayout too. But i
TRAN KEYWORD IN VERILOG Hello, I do not completely understand use of tran keyword in verilog. Example : tran c (a,b); Explanation says The tran switch acts as a buffer between the two signals a and b. Either a or b can be the driver signal. My question is if a and b both are connected to some different signal, who WARNING IN CADENCE BECAUSE OF SHORTED OUTPUTS A warning is just a warning: it's in your responsibility if you connect outputs together.Normally this shouldn't be done, but there are of course cases where it may be done: e.g. pull-down outputs with a common pull-up, well-controlled tri-state outputs, or well symmetrized parallel outputs producing exactly the same signal (if a single output cannot deliver enough current). - I AM GETTING AN ERROR: LESS THAN 2 CONNECTIONS Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! PROBLEM :WARNING REDUDANT DIGITS IN NUMERICAL Trophy points. 1,286. Location. italy. Activity points. 1,567. Hy i've a problem with this warning RDGN redudant digits in numerical literal. My problems are related at my declaration of numbers, like: 8'h00001111. I've tried to write 8'h1111 but the warning exists. SHOULD I USE WIRE TYPE UNDER INOUT PORT? Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! THE DIFFERENCE BETWEEN CWORST, RCWORST, CBEST, RCBEST 3,100. rcworst or cworst. they are different kinds of spef (standard parasitic extraction file) which are extracted by the tool like QRC for post rounting timing analysis for setup and hold violations. We back annotate these exacted files for timing closure. Suresh. Jan 28,2008.
NEW HERE , I HAVE BEEN LEARNING ALOT RECENTLY.... hi all hopefully I am in the right section so well here we go , I have been repairing modern car ecu's from taking MCU's microcontroller dumps, eeproms , dumps, performing various tasks. using various types of software to be able to perform said tasks. , i have been trying to learn C , understand microcontroller address lines , and failing miserably , but haven't given up thats the main thing "GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more!IC RECOMMENDATION
Joined Apr 17, 2014 Messages 19,679 Helped 4,333 Reputation 8,673 Reaction score 4,297 Trophy points 1,393 Activity points 130,296 FLOW LIGHT BASED ON STONE HMI AND ARDUINO Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! CADENCE TRANSIENT ANALYSIS CONVERGENCE PROBLEM Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! DIVIDING DOWN THE MAINS EFFICIENTLY Supposing you want to supply a 3kW resistive load at any power between 0 to 3kW You need to power it from the 240VAC mains ultimately. You want very good efficiency, so diode bridge followed by Class D amplifier style PWM'ing is going to be a OFFSET VOLTAGE IN FULLY DIFFERENTIAL SWITCHED CAPACITOR I have designed a flip-around fully differential switched-capacitor multiply-by-2 amplifier. I have seen a few IEEE journals that calibrate the offset voltage of the op-amp. But, I feel the offset voltage is taken care of by the differential structure. I don't understand the need to calibrate PIC PROGRAMMING STAND-ALONE USING SAME PIC Joined Apr 17, 2014 Messages 19,644 Helped 4,329 Reputation 8,665 Reaction score 4,290 Trophy points 1,393 Activity points 130,120 PLEASE EXPLAIN THE TERM 3DB BANDWIDTH. Any amplifier has a certain frequency response. That is the gain has a certain variation with the frequency of the signal. 3dB means the signal is at half its power. 3dB bandwidth is the range of frequency considered useful where the signal is above half of its maximum power. see the attached frequency/power graph. FORUM FOR ELECTRONICSTCAD-SIMULATION AND MODELINGSEARCH BLOGSRF MICROWAVE IC DESIGNERSMISCELLANEOUS ENGINEERING Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! "GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! ILLEGAL BUS REFERENCE CADENCE Hi i have a idc source (i1) wer the +ve terminal is connected to drain of a transistor wer another pin (i2) is already given. And the -ve pin of the idc source (-i1) to second transistor drain and same to this second transistor drain another pin (i2) is given. I need to do thelayout too. But i
THE DIFFERENCE BETWEEN CWORST, RCWORST, CBEST, RCBEST 3,100. rcworst or cworst. they are different kinds of spef (standard parasitic extraction file) which are extracted by the tool like QRC for post rounting timing analysis for setup and hold violations. We back annotate these exacted files for timing closure. Suresh. Jan 28,2008.
PLEASE EXPLAIN THE TERM 3DB BANDWIDTH Any amplifier has a certain frequency response. That is the gain has a certain variation with the frequency of the signal. 3dB means the signal is at half its power. 3dB bandwidth is the range of frequency considered useful where the signal is above half of its maximum power. see the attached frequency/power graph. UNABLE OVERRIDE PARAM IN VCS I have a parameter to override that works great in Incisive using -defparam. I'm unable to find an equivalent that works in VCS. Here are the ones I've tried 1. +gfile the override file contains assign "new_value_as_string" 2. -pvalue =newvalue PVALUE doesn't work becauseit doesn't accept
HOW TO CHANGE THE TRACK WIDTH IN ALTIUM PCB DESIGN Hi, Select one track of 0.254mm right click on that track and select find similar object, in that set width to 'same' from drop-down menu then press OK after this PCB inspector panel will appear now you can change the width to 0.4mm. Jul 3, 2012. #4. PROTEUS ERROR" EXCESS CPU LOAD SIMULATION CANNOT RUN IN 62,511. Not being able to run Proteus simulations in real time is fairly typical, no matter how fast the host system. To accomplish the task would require a high degree of concurrency, higher than available on a Quad Core and Windows based system. You can use the simulation clock in the lower corner to track critical timings.LEAD ACID BATTERY
Battery vendors typically specify fully discharged at about 1.95V per cell (11.6V for a 12V battery). The loaded vs. non-loaded battery voltage can easily vary by 0.5-1V. For example if I set the threshold to 11.6V (loaded), when isolated the battery voltage jumps up to 12.1V, however if I set - CANNOT FIND THE DESIGN 'DW_RAM_RW_S_DFF' IN THE Hi all, I'm trying to synthesize the "DW_ram_rw_s_dff" from dw Block IP but I have this warning: Warning: Cannot find the design 'DW_ram_rw_s_dff' in the library 'WORK'. (LBR-1) I used the "DW_ram_rw_s_dff_inst" provided by Synopsys. This is my script: set search_path {. ../src/hdl/rtl FORUM FOR ELECTRONICSTCAD-SIMULATION AND MODELINGSEARCH BLOGSRF MICROWAVE IC DESIGNERSMISCELLANEOUS ENGINEERING Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! "GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! ILLEGAL BUS REFERENCE CADENCE Hi i have a idc source (i1) wer the +ve terminal is connected to drain of a transistor wer another pin (i2) is already given. And the -ve pin of the idc source (-i1) to second transistor drain and same to this second transistor drain another pin (i2) is given. I need to do thelayout too. But i
THE DIFFERENCE BETWEEN CWORST, RCWORST, CBEST, RCBEST 3,100. rcworst or cworst. they are different kinds of spef (standard parasitic extraction file) which are extracted by the tool like QRC for post rounting timing analysis for setup and hold violations. We back annotate these exacted files for timing closure. Suresh. Jan 28,2008.
PLEASE EXPLAIN THE TERM 3DB BANDWIDTH Any amplifier has a certain frequency response. That is the gain has a certain variation with the frequency of the signal. 3dB means the signal is at half its power. 3dB bandwidth is the range of frequency considered useful where the signal is above half of its maximum power. see the attached frequency/power graph. UNABLE OVERRIDE PARAM IN VCS I have a parameter to override that works great in Incisive using -defparam. I'm unable to find an equivalent that works in VCS. Here are the ones I've tried 1. +gfile the override file contains assign "new_value_as_string" 2. -pvalue =newvalue PVALUE doesn't work becauseit doesn't accept
HOW TO CHANGE THE TRACK WIDTH IN ALTIUM PCB DESIGN Hi, Select one track of 0.254mm right click on that track and select find similar object, in that set width to 'same' from drop-down menu then press OK after this PCB inspector panel will appear now you can change the width to 0.4mm. Jul 3, 2012. #4. PROTEUS ERROR" EXCESS CPU LOAD SIMULATION CANNOT RUN IN 62,511. Not being able to run Proteus simulations in real time is fairly typical, no matter how fast the host system. To accomplish the task would require a high degree of concurrency, higher than available on a Quad Core and Windows based system. You can use the simulation clock in the lower corner to track critical timings.LEAD ACID BATTERY
Battery vendors typically specify fully discharged at about 1.95V per cell (11.6V for a 12V battery). The loaded vs. non-loaded battery voltage can easily vary by 0.5-1V. For example if I set the threshold to 11.6V (loaded), when isolated the battery voltage jumps up to 12.1V, however if I set - CANNOT FIND THE DESIGN 'DW_RAM_RW_S_DFF' IN THE Hi all, I'm trying to synthesize the "DW_ram_rw_s_dff" from dw Block IP but I have this warning: Warning: Cannot find the design 'DW_ram_rw_s_dff' in the library 'WORK'. (LBR-1) I used the "DW_ram_rw_s_dff_inst" provided by Synopsys. This is my script: set search_path {. ../src/hdl/rtl "GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! MODELING CLOCK WITH JITTER IN VERILOG Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! CADENCE TRANSIENT ANALYSIS CONVERGENCE PROBLEM Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! S11 & S21 IN LTSPICE Welcome to EDAboard.com. Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. GM/ID MODEL AMPLIFIER EXAMPLE IMPLEMETATION EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. Registration isfree.
FLOATING POINT MULTIPLICATION USING VHDL Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. Registration is free. MATLAB CODE FOR SNR VS BER PLOT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! WARNING IN CADENCE BECAUSE OF SHORTED OUTPUTS A warning is just a warning: it's in your responsibility if you connect outputs together.Normally this shouldn't be done, but there are of course cases where it may be done: e.g. pull-down outputs with a common pull-up, well-controlled tri-state outputs, or well symmetrized parallel outputs producing exactly the same signal (if a single output cannot deliver enough current). - I AM GETTING AN ERROR: LESS THAN 2 CONNECTIONS Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more!LEAD ACID BATTERY
Battery vendors typically specify fully discharged at about 1.95V per cell (11.6V for a 12V battery). The loaded vs. non-loaded battery voltage can easily vary by 0.5-1V. For example if I set the threshold to 11.6V (loaded), when isolated the battery voltage jumps up to 12.1V, however if I set FORUM FOR ELECTRONICSTCAD-SIMULATION AND MODELINGSEARCH BLOGSRF MICROWAVE IC DESIGNERSMISCELLANEOUS ENGINEERING Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! "GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! ILLEGAL BUS REFERENCE CADENCE Hi i have a idc source (i1) wer the +ve terminal is connected to drain of a transistor wer another pin (i2) is already given. And the -ve pin of the idc source (-i1) to second transistor drain and same to this second transistor drain another pin (i2) is given. I need to do thelayout too. But i
THE DIFFERENCE BETWEEN CWORST, RCWORST, CBEST, RCBEST 3,100. rcworst or cworst. they are different kinds of spef (standard parasitic extraction file) which are extracted by the tool like QRC for post rounting timing analysis for setup and hold violations. We back annotate these exacted files for timing closure. Suresh. Jan 28,2008.
PLEASE EXPLAIN THE TERM 3DB BANDWIDTH Any amplifier has a certain frequency response. That is the gain has a certain variation with the frequency of the signal. 3dB means the signal is at half its power. 3dB bandwidth is the range of frequency considered useful where the signal is above half of its maximum power. see the attached frequency/power graph. UNABLE OVERRIDE PARAM IN VCS I have a parameter to override that works great in Incisive using -defparam. I'm unable to find an equivalent that works in VCS. Here are the ones I've tried 1. +gfile the override file contains assign "new_value_as_string" 2. -pvalue =newvalue PVALUE doesn't work becauseit doesn't accept
HOW TO CHANGE THE TRACK WIDTH IN ALTIUM PCB DESIGN Hi, Select one track of 0.254mm right click on that track and select find similar object, in that set width to 'same' from drop-down menu then press OK after this PCB inspector panel will appear now you can change the width to 0.4mm. Jul 3, 2012. #4. PROTEUS ERROR" EXCESS CPU LOAD SIMULATION CANNOT RUN IN 62,511. Not being able to run Proteus simulations in real time is fairly typical, no matter how fast the host system. To accomplish the task would require a high degree of concurrency, higher than available on a Quad Core and Windows based system. You can use the simulation clock in the lower corner to track critical timings.LEAD ACID BATTERY
Battery vendors typically specify fully discharged at about 1.95V per cell (11.6V for a 12V battery). The loaded vs. non-loaded battery voltage can easily vary by 0.5-1V. For example if I set the threshold to 11.6V (loaded), when isolated the battery voltage jumps up to 12.1V, however if I set - CANNOT FIND THE DESIGN 'DW_RAM_RW_S_DFF' IN THE Hi all, I'm trying to synthesize the "DW_ram_rw_s_dff" from dw Block IP but I have this warning: Warning: Cannot find the design 'DW_ram_rw_s_dff' in the library 'WORK'. (LBR-1) I used the "DW_ram_rw_s_dff_inst" provided by Synopsys. This is my script: set search_path {. ../src/hdl/rtl FORUM FOR ELECTRONICSTCAD-SIMULATION AND MODELINGSEARCH BLOGSRF MICROWAVE IC DESIGNERSMISCELLANEOUS ENGINEERING Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! "GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! ILLEGAL BUS REFERENCE CADENCE Hi i have a idc source (i1) wer the +ve terminal is connected to drain of a transistor wer another pin (i2) is already given. And the -ve pin of the idc source (-i1) to second transistor drain and same to this second transistor drain another pin (i2) is given. I need to do thelayout too. But i
THE DIFFERENCE BETWEEN CWORST, RCWORST, CBEST, RCBEST 3,100. rcworst or cworst. they are different kinds of spef (standard parasitic extraction file) which are extracted by the tool like QRC for post rounting timing analysis for setup and hold violations. We back annotate these exacted files for timing closure. Suresh. Jan 28,2008.
PLEASE EXPLAIN THE TERM 3DB BANDWIDTH Any amplifier has a certain frequency response. That is the gain has a certain variation with the frequency of the signal. 3dB means the signal is at half its power. 3dB bandwidth is the range of frequency considered useful where the signal is above half of its maximum power. see the attached frequency/power graph. UNABLE OVERRIDE PARAM IN VCS I have a parameter to override that works great in Incisive using -defparam. I'm unable to find an equivalent that works in VCS. Here are the ones I've tried 1. +gfile the override file contains assign "new_value_as_string" 2. -pvalue =newvalue PVALUE doesn't work becauseit doesn't accept
HOW TO CHANGE THE TRACK WIDTH IN ALTIUM PCB DESIGN Hi, Select one track of 0.254mm right click on that track and select find similar object, in that set width to 'same' from drop-down menu then press OK after this PCB inspector panel will appear now you can change the width to 0.4mm. Jul 3, 2012. #4. PROTEUS ERROR" EXCESS CPU LOAD SIMULATION CANNOT RUN IN 62,511. Not being able to run Proteus simulations in real time is fairly typical, no matter how fast the host system. To accomplish the task would require a high degree of concurrency, higher than available on a Quad Core and Windows based system. You can use the simulation clock in the lower corner to track critical timings.LEAD ACID BATTERY
Battery vendors typically specify fully discharged at about 1.95V per cell (11.6V for a 12V battery). The loaded vs. non-loaded battery voltage can easily vary by 0.5-1V. For example if I set the threshold to 11.6V (loaded), when isolated the battery voltage jumps up to 12.1V, however if I set - CANNOT FIND THE DESIGN 'DW_RAM_RW_S_DFF' IN THE Hi all, I'm trying to synthesize the "DW_ram_rw_s_dff" from dw Block IP but I have this warning: Warning: Cannot find the design 'DW_ram_rw_s_dff' in the library 'WORK'. (LBR-1) I used the "DW_ram_rw_s_dff_inst" provided by Synopsys. This is my script: set search_path {. ../src/hdl/rtl "GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! MODELING CLOCK WITH JITTER IN VERILOG Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! CADENCE TRANSIENT ANALYSIS CONVERGENCE PROBLEM Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! S11 & S21 IN LTSPICE Welcome to EDAboard.com. Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. GM/ID MODEL AMPLIFIER EXAMPLE IMPLEMETATION EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. Registration isfree.
FLOATING POINT MULTIPLICATION USING VHDL Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. Registration is free. MATLAB CODE FOR SNR VS BER PLOT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! WARNING IN CADENCE BECAUSE OF SHORTED OUTPUTS A warning is just a warning: it's in your responsibility if you connect outputs together.Normally this shouldn't be done, but there are of course cases where it may be done: e.g. pull-down outputs with a common pull-up, well-controlled tri-state outputs, or well symmetrized parallel outputs producing exactly the same signal (if a single output cannot deliver enough current). - I AM GETTING AN ERROR: LESS THAN 2 CONNECTIONS Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more!LEAD ACID BATTERY
Battery vendors typically specify fully discharged at about 1.95V per cell (11.6V for a 12V battery). The loaded vs. non-loaded battery voltage can easily vary by 0.5-1V. For example if I set the threshold to 11.6V (loaded), when isolated the battery voltage jumps up to 12.1V, however if I set CALCULATING BANDWIDTH Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! "GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! ILLEGAL BUS REFERENCE CADENCE Hi i have a idc source (i1) wer the +ve terminal is connected to drain of a transistor wer another pin (i2) is already given. And the -ve pin of the idc source (-i1) to second transistor drain and same to this second transistor drain another pin (i2) is given. I need to do thelayout too. But i
NCSIM DUMP FSDB PROBLEM EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. Registration isfree.
DEEP N-WELL (DNW) ---????? deep n well process. Deep N-well is a special layer used to supress Substrate Noise coupling injected by Digital Logic in Mixed Signal environment.During the digital logic switches from high to low or viceversa it injects noise which will be propagated through the substrate.Since the sensitive Analog circuit will be on same substrate, the noise SHOULD I USE WIRE TYPE UNDER INOUT PORT? Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! WARNING IN CADENCE BECAUSE OF SHORTED OUTPUTS A warning is just a warning: it's in your responsibility if you connect outputs together.Normally this shouldn't be done, but there are of course cases where it may be done: e.g. pull-down outputs with a common pull-up, well-controlled tri-state outputs, or well symmetrized parallel outputs producing exactly the same signal (if a single output cannot deliver enough current). PLEASE EXPLAIN THE TERM 3DB BANDWIDTH Any amplifier has a certain frequency response. That is the gain has a certain variation with the frequency of the signal. 3dB means the signal is at half its power. 3dB bandwidth is the range of frequency considered useful where the signal is above half of its maximum power. see the attached frequency/power graph.UNDEFINED LAYER
Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. Registration is free. - I AM GETTING AN ERROR: LESS THAN 2 CONNECTIONS Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! CALCULATING BANDWIDTH Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! "GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! ILLEGAL BUS REFERENCE CADENCE Hi i have a idc source (i1) wer the +ve terminal is connected to drain of a transistor wer another pin (i2) is already given. And the -ve pin of the idc source (-i1) to second transistor drain and same to this second transistor drain another pin (i2) is given. I need to do thelayout too. But i
NCSIM DUMP FSDB PROBLEM EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. Registration isfree.
DEEP N-WELL (DNW) ---????? deep n well process. Deep N-well is a special layer used to supress Substrate Noise coupling injected by Digital Logic in Mixed Signal environment.During the digital logic switches from high to low or viceversa it injects noise which will be propagated through the substrate.Since the sensitive Analog circuit will be on same substrate, the noise SHOULD I USE WIRE TYPE UNDER INOUT PORT? Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! WARNING IN CADENCE BECAUSE OF SHORTED OUTPUTS A warning is just a warning: it's in your responsibility if you connect outputs together.Normally this shouldn't be done, but there are of course cases where it may be done: e.g. pull-down outputs with a common pull-up, well-controlled tri-state outputs, or well symmetrized parallel outputs producing exactly the same signal (if a single output cannot deliver enough current). PLEASE EXPLAIN THE TERM 3DB BANDWIDTH Any amplifier has a certain frequency response. That is the gain has a certain variation with the frequency of the signal. 3dB means the signal is at half its power. 3dB bandwidth is the range of frequency considered useful where the signal is above half of its maximum power. see the attached frequency/power graph.UNDEFINED LAYER
Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. Registration is free. - I AM GETTING AN ERROR: LESS THAN 2 CONNECTIONS Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! WHAT ARE THE LFSR AND THE MISR? lfsr is linear feedback shift register.this is for generating random patterns.There are different types of LFSR. In testing of circuits we have to generate test the patterns for testing.For this we can use LFSR.MISR is multiple input signature register.It is used in the output section of a testing harware.Normally it is used in Built inself
HOW TO DELETE LINKS ATTACH TO A LIBRARY COMPONENTS ALL Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! PULSE SEQUENCE GENERATOR / SMART TIMER Often users, developers, hobbyists need timed and qualified event generators, many resorting to 555 timers and the like. The venerable 555 has had a long run but its limited in accuracy and capability. This approach uses block language to create pulse streams of desired width and inter pulse HOW TO DO THE STB ANALYSIS FOR OPAMP IN CADENCE VIRTUSO 1. Confiigure the simulator to run both a stb (or ac) and a transient simulation. 2. Configure the transient simulation to end at the point in time at which you wish the ac analysis to be performed. (For example, at a time when you know the amplifier's output will be atfull-scale.) 3.
FLOATING POINT MULTIPLICATION USING VHDL Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register. Registration is free. DETERMINING INDUCTANCE/CAPACITANCE FROM S-PARAMETERS capacitance from s parameters. 1. Find an appropriate model including the most important parasitics. 2. Find some good starting component values for the I/C and their parasitics. 3. Optimize the component value and parasitics (preferrably automatically) to the S-parameters match the model as good as possible. A good starting point forinductors
SIGNIFICANT DISCREPANCIES BETWEEN THE S-PARAMETERS It's been many days now and I still can't find the cause of this inconsistency. At first I thought it could be related to the ground plane used in momentum, so I designed a custom ground plane under the inductor and assigned the ports as it should, this didn't change the results by much (no more than about ~10%). OFFSET VOLTAGE IN FULLY DIFFERENTIAL SWITCHED CAPACITOR I have designed a flip-around fully differential switched-capacitor multiply-by-2 amplifier. I have seen a few IEEE journals that calibrate the offset voltage of the op-amp. But, I feel the offset voltage is taken care of by the differential structure. I don't understand the need to calibrate PIC PROGRAMMING STAND-ALONE USING SAME PIC Joined Apr 17, 2014 Messages 19,644 Helped 4,329 Reputation 8,665 Reaction score 4,290 Trophy points 1,393 Activity points 130,120 MOS RESISTOR LINEARIZATION TECHNIQUE Hello, is it possible to linearize the MOS resistor by using a poly resistor in parallel to it ? please refer to the below picture, the author is running the filter by varying the gate of the transistor while he kept a resistor in parallel, In my opinion, if i want tocancel the non
"GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! WHAT'S THE DIFFERENCE BETWEEN 3 PHASE 400V, 3 PHASE 220 V Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! CALCULATING BANDWIDTH Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! HELP: PROTEUS SIMULATION ERROR Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! WARNING IN CADENCE BECAUSE OF SHORTED OUTPUTS A warning is just a warning: it's in your responsibility if you connect outputs together.Normally this shouldn't be done, but there are of course cases where it may be done: e.g. pull-down outputs with a common pull-up, well-controlled tri-state outputs, or well symmetrized parallel outputs producing exactly the same signal (if a single output cannot deliver enough current). QUESTION ABOUT DC OFFSET CANCELLATION (DCOC) ON RF CHIP Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more!UNDEFINED LAYER
Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! ILLEGAL BUS REFERENCE CADENCE Hi i have a idc source (i1) wer the +ve terminal is connected to drain of a transistor wer another pin (i2) is already given. And the -ve pin of the idc source (-i1) to second transistor drain and same to this second transistor drain another pin (i2) is given. I need to do thelayout too. But i
ASSEMBLER NOT FOUND ERROR WHEN COMPILING .ASM FILE TO .HEX Hi, Please i tried compiling my .asm file to a .hex file using M-IDE studio and it says assembler not found.i don't know what thatmeans.Please if
HELP NEED TO RESOLVE WIRE CONNECTING PROBLEM IN AGILENT I am using the Agilent Advanced Design System 2011.10(ADS2011.10) for my work. I am facing the problem of wire connecting between Two MLINS or MLIN and MSBEND or something else. Whenever I use the Wire, I am getting the Red lines between Wire and "GROUND && ! POWER": NO POWER NETS PRESENT Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! WHAT'S THE DIFFERENCE BETWEEN 3 PHASE 400V, 3 PHASE 220 V Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! CALCULATING BANDWIDTH Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! HELP: PROTEUS SIMULATION ERROR Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! WARNING IN CADENCE BECAUSE OF SHORTED OUTPUTS A warning is just a warning: it's in your responsibility if you connect outputs together.Normally this shouldn't be done, but there are of course cases where it may be done: e.g. pull-down outputs with a common pull-up, well-controlled tri-state outputs, or well symmetrized parallel outputs producing exactly the same signal (if a single output cannot deliver enough current). QUESTION ABOUT DC OFFSET CANCELLATION (DCOC) ON RF CHIP Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more!UNDEFINED LAYER
Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! ILLEGAL BUS REFERENCE CADENCE Hi i have a idc source (i1) wer the +ve terminal is connected to drain of a transistor wer another pin (i2) is already given. And the -ve pin of the idc source (-i1) to second transistor drain and same to this second transistor drain another pin (i2) is given. I need to do thelayout too. But i
ASSEMBLER NOT FOUND ERROR WHEN COMPILING .ASM FILE TO .HEX Hi, Please i tried compiling my .asm file to a .hex file using M-IDE studio and it says assembler not found.i don't know what thatmeans.Please if
HELP NEED TO RESOLVE WIRE CONNECTING PROBLEM IN AGILENT I am using the Agilent Advanced Design System 2011.10(ADS2011.10) for my work. I am facing the problem of wire connecting between Two MLINS or MLIN and MSBEND or something else. Whenever I use the Wire, I am getting the Red lines between Wire and FORUM FOR ELECTRONICS Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! WHAT'S THE DIFFERENCE BETWEEN 3 PHASE 400V, 3 PHASE 220 V Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! FREQUENCY-DEPENDANT RESISTOR Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! WHAT ARE THE LFSR AND THE MISR? Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! AMPLITUDE MODULATION, LOWER CARRIER ON MAX AUDIO? Welcome to EDAboard.com Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! DIVIDING DOWN THE MAINS EFFICIENTLY Supposing you want to supply a 3kW resistive load at any power between 0 to 3kW You need to power it from the 240VAC mains ultimately. You want very good efficiency, so diode bridge followed by Class D amplifier style PWM'ing is going to be aLEAD ACID BATTERY
Battery vendors typically specify fully discharged at about 1.95V per cell (11.6V for a 12V battery). The loaded vs. non-loaded battery voltage can easily vary by 0.5-1V. For example if I set the threshold to 11.6V (loaded), when isolated the battery voltage jumps up to 12.1V, however if I set OFFSET VOLTAGE IN FULLY DIFFERENTIAL SWITCHED CAPACITOR I have designed a flip-around fully differential switched-capacitor multiply-by-2 amplifier. I have seen a few IEEE journals that calibrate the offset voltage of the op-amp. But, I feel the offset voltage is taken care of by the differential structure. I don't understand the need to calibrate RX SIDE OF AURORA AND CLOCK SYNCHRONIZATION The "clock compensation" cycles on the transmit side it to allow for the receiving end to have a slightly lower clock frequency. Normally, the clock cycles on the TX side with tready = '0' will generate some clock cycles on the RX end with tvalid = '0'. HOW TO GET CONDUCTOR ATTENUATION AND DIELETRIC ATTENUATION Joined Apr 11, 2014 Messages 2,584 Helped 1,003 Reputation 2,010 Reaction score 985 Trophy points 1,393 Activity points 16,636__
__
__Search titles onlyBy:
Search Advanced search…__ Menu
*
Forums
New posts Search forums*
Best Answers
*
What's new
New posts New media New media comments New resourcesNew blog entries
New profile posts
New blog entry commentsLatest activity
*
Media
New media New commentsSearch media
*
Blogs
New entries New commentsBlog list Series
Search blogs
*
Groups
Search groups Upcoming events*
Help
*
Rules
*
____
Log in Register
__ What's new __ SearchSEARCH
__Search titles onlyBy:
Search Advanced search…*
New posts
*
Search forums
____
Menu
Log in
-------------------------Register
------------------------- WELCOME TO EDABOARD.COM WELCOME TO OUR SITE! EDABOARD.COM IS AN INTERNATIONAL ELECTRONIC DISCUSSION FORUM FOCUSED ON EDA SOFTWARE, CIRCUITS, SCHEMATICS, BOOKS, THEORY, PAPERS, ASIC, PLD, 8051, DSP, NETWORK, RF, ANALOG DESIGN, PCB, SERVICE MANUALS... AND A WHOLE LOT MORE! TO PARTICIPATE YOU NEED TO REGISTER. REGISTRATION IS FREE. CLICK HERE TO REGISTER NOW.Register Log in
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding. FORUM FOR ELECTRONICSNew posts __
EDA Theory
__
ELEMENTARY ELECTRONIC QUESTIONS Want to learn electronics and need a points to start? Need help in your electronics related homeworks? Need a seminar topic? All questions can be asked here.* Threads 25K
* Messages 132.9K
* Threads 25K
* Messages 132.9K
Bluetooth Speaker battery issue * Yesterday at 6:17 PM* Audioguru
EDA Software
__
SOFTWARE PROBLEMS, HINTS AND REVIEWS Problems concerning software usage and installation. Interesting hints for using the software. No requests for licences!* Threads 6.8K
* Messages 19.8K
* Threads 6.8K
* Messages 19.8K
9
Tanner L-Edit , How to name a wire for easy recognition? * Yesterday at 6:10 PM* 94d33m
__
LINUX SOFTWARE
To gain the members in the era of Linux and it's fast growing EDA Tools and Utilities. Discussions about electronics related softwarefor Linux.
* Threads 3.4K
* Messages 15.9K
* Threads 3.4K
* Messages 15.9K
Laptop not starting windows * Yesterday at 9:19 AM* betwixt
Digital Design and Embedded Programming__
ASIC DESIGN METHODOLOGIES AND TOOLS (DIGITAL) ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions* Threads 24.8K
* Messages 102.9K
* Threads 24.8K
* Messages 102.9K
M
Issue when exporting the Innovus layout to Virtuoso * Yesterday at 8:20 PM* MSPLL
__
PLD, SPLD, GAL, CPLD, FPGA DESIGN Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.* Threads 23K
* Messages 109.5K
* Threads 23K
* Messages 109.5K
VHDL code to input data of size 18432 bit as word by word of sizes 64bit
* Yesterday at 5:39 PM* KlausST
__
MICROCONTROLLERS
All design tool (compiler, assembler, linker) related questions. Embedded programming questions: assembler, C, C++, EC++, Pascal,Basic.
* Threads 51.1K
* Messages 276.1K
* Threads 51.1K
* Messages 276.1K
General I2C drive not receiving nor sending any data in EFR32FG14 * Yesterday at 5:34 PM* KlausST
__
EMBEDDED LINUX AND REAL-TIME OPERATING SYSTEMS (RT Embedded Linux kernel, driver and application programming and system hardware design. Real-Time Operating Systems and other embeddedoperating systems.
* Threads 4.6K
* Messages 17.3K
* Threads 4.6K
* Messages 17.3K
J
RTOS for ZYNQ development boards* Friday at 9:13 AM
* joniengr
__
DIGITAL SIGNAL PROCESSING All questions related to Image processing, Audio processing. DSP hardware related questions.* Threads 11.5K
* Messages 36.7K
* Threads 11.5K
* Messages 36.7K
R
How hard is Digital Signal Processing? * Yesterday at 12:53 PM* retaichraq123
__
DIGITAL COMMUNICATION DSL, GSM, CDMA, WCDMA, OFDM, WiMAX, Communication Algorithm, SDR, DSProcessor, encoders, decoders* Threads 10.4K
* Messages 32.5K
* Threads 10.4K
* Messages 32.5K
F
Giga for testing MAX1480 RS485 using a PC* Nov 18, 2020
* fjpompeo
__
PC PROGRAMMING AND INTERFACING PC programming language questions (Assembler, C, C++, Java, Pascal, Basic). Driver programming, algorithms.* Threads 8.1K
* Messages 31.7K
* Threads 8.1K
* Messages 31.7K
C char function on Visual Studio C 2019 wrong result, or not.* Nov 12, 2020
* nagkiller
__
NETWORK
All types of network (telecomm. networks, data networks, internet...)* Threads 2.6K
* Messages 7.8K
* Threads 2.6K
* Messages 7.8K
E
GSM module recomendation* Aug 28, 2020
* edi94
__
IOT - INTERNET OF THINGS Internet of Things (IoT) - M2M, Industrial IoT, and Industry 4.0. Hardware, systems, and software for the interconnection of embedded devices, wireless sensors networks, control systems, automation, andmore.
* Threads 128
* Messages 521
* Threads 128
* Messages 521
D
5uW and 500mV energy-harvesting possible?* Today at 1:56 AM
* dick_freebird
Analog Design
__
ANALOG CIRCUIT DESIGN Analog Circuit Design questions. Power Supplies, Amplifiers* Threads 37.5K
* Messages 194.9K
* Threads 37.5K
* Messages 194.9K
Oscillation in RF power amplifier * Yesterday at 3:19 PM* barry
__
ANALOG INTEGRATED CIRCUIT (IC) DESIGN, LAYOUT AND Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.* Threads 19.7K
* Messages 93.1K
* Threads 19.7K
* Messages 93.1K
Predicting filter performance with low-cost measurement * Yesterday at 9:15 PM* KlausST
__
RF, MICROWAVE, ANTENNAS AND OPTICS RF, microwave, antennas and optics questions. Radio/TV/satellite transmitters and receivers.* Threads 33.9K
* Messages 150.3K
* Threads 33.9K
* Messages 150.3K
P
How phase shift changes when we rotate linearly polarized patchantenna?
* Yesterday at 1:46 PM* Pierre_B
__
ELECTROMAGNETIC DESIGN AND SIMULATION Everything related to electromagnetic design and simulation. Share your experience, post hints and useful projects as well as links* Threads 14.5K
* Messages 52K
* Threads 14.5K
* Messages 52K
H
Too many conductors touch lumped port * Yesterday at 6:27 PM* hank_the_wolf
__
POWER ELECTRONICS
Power sources/convertion, Switching power supplies, Renewable energy, PLCs. Discussions relating to the design and implementation of alternative energies.* Threads 11.4K
* Messages 75.8K
* Threads 11.4K
* Messages 75.8K
E
Role of Schottky Diode in XL4015 module* Today at 4:01 AM
* Easy peasy
__
TUBES AND RETRO
Ideas and designs keeping the classic electronics alive.* Threads 93
* Messages 711
* Threads 93
* Messages 711
R
Crt monitor clicking sound and image shrinking and expanding in loop,can someone help ?
* Monday at 12:22 PM* RadeMkd
Hardware and PCB Design__
SHOW YOUR DIY
Show your DIY design. Own design and ideas. Show it here.* Threads 2K
* Messages 4.4K
Sub-forums
SUB-FORUMS
* Show DIY
* Threads 2K
* Messages 4.4K
H
A Digital FM Receiver with Arduino* Monday at 2:31 PM
* Hesambook
__
THERMAL MANAGEMENT
JEDEC component thermal models, Statistical estimation of circuit heat dissipation, ECAD/MCAD data exchange, CFD simulation and boundary conditions, Multi-physics simulations, Temperature management, Determining heat and temperature distributions in PCBs, Metal core CCAs, Resistance network thermal modeling (e.g. Sauna,SINDA), Cold plate integration, TECs, Vapor chambers and heat pipes* Threads 47
* Messages 269
* Threads 47
* Messages 269
R
Role of Thermal Relay* Nov 11, 2020
* Ronald smith
__
HOBBY CIRCUITS AND SMALL PROJECTS PROBLEMS Hobby Electronics Circuits, circuits samples, electronics in house and in cars, amplifiers, subwoofers, trasmitters, receivers, generators,meters.
* Threads 11.2K
* Messages 63.8K
* Threads 11.2K
* Messages 63.8K
Output voltage of 555 timer (compatible with other IC's?)* Monday at 8:11 PM
* Audioguru
__
PROFESSIONAL HARDWARE AND ELECTRONICS DESIGN EMC and Electrical Safety standards. Quality assurance labels (CE). Others Standards and whatever related with professional hardwaredesign.
* Threads 8.8K
* Messages 38.5K
* Threads 8.8K
* Messages 38.5K
G
How to make a PCB FCC and CE compliant* Oct 31, 2020
* garvind25
__
PCB ROUTING SCHEMATIC LAYOUT SOFTWARE AND SIMULATION PROGRAMS All about electronic design tools and softwares. PCB routing software libraries and tricks. Also, everything about Simulation programs, analog and digital, libraries and... why not theory about simulation.* Threads 11K
* Messages 47.9K
* Threads 11K
* Messages 47.9K
B
Fiber optic cable implementation on Breadboard.* Today at 12:48 AM
* BradtheRad
__
MISCELLANEOUS ENGINEERING The place for miscellaneous discussions but only technical related.* Threads 1.6K
* Messages 7.3K
* Threads 1.6K
* Messages 7.3K
D
SMD SOT23-6 Component Marking Code BR79* Nov 12, 2020
* dexter_04
__
ROBOTICS AND AUTOMATION FORUM PLC´s sensors, actuators, servo controls, industrial robots, measurement and data acquisition hardware.* Threads 3K
* Messages 11.4K
* Threads 3K
* Messages 11.4K
simocode es
* Nov 7, 2020
* ZASto
__
SERVICE MANUALS, REQUESTS, REPAIR TIPS If you have any problems with your devices: radios, TV, audio, monitors, printers, VCR, SAT, hardware computers, GSM, cars... Ask here what manuals do you need. Also check our Database* Threads 6.6K
* Messages 20.7K
* Threads 6.6K
* Messages 20.7K
Help Identifying a SMD * Yesterday at 4:51 PM* ZASto
__
MECHANICAL ENGINEERING AND DESIGN Mechanical engineering issues and different mechanical design techiques for your specific project ex. construction, metal works, cabinets, racks, crates, enclosures, front panels* Threads 280
* Messages 1K
* Threads 280
* Messages 1K
What happens if tiny SMDs on PCBs are accidently removed?* Nov 6, 2020
* stenzer
__
OTHER DESIGN
Everthing else EDA related ex. ecg, medical* Threads 979
* Messages 4.1K
* Threads 979
* Messages 4.1K
Digital Pulsed Circuit for EMF generation* Oct 31, 2020
* betwixt
Science
__
MATHEMATICS AND PHYSICS From time to time everyone is faced with these problems.* Threads 3.1K
* Messages 12.4K
* Threads 3.1K
* Messages 12.4K
Matlab Homework - temperature profile plotting* Nov 11, 2020
* stenzer
__
HEURISTIC METHODS, MACHINE LEARNING, AI, AND SOFT Heuristic methods, Machine Learning, AI, and Soft Computing* Threads 213
* Messages 534
* Threads 213
* Messages 534
G
Understanding jaya in simple way* Nov 15, 2020
* gary36
General Computer
__
GENERAL COMPUTER
General forum to discuss all aspects of problems with computers hardware and software. Operating systems, security, storage,databases.
* Threads 723
* Messages 3.6K
* Threads 723
* Messages 3.6K
B
External SSD Compatibility Issue* Nov 7, 2020
* BradtheRad
The Classifieds This is the only section of the forum where advertising is allowed. Please read the sticky post with the section policies before you post.__
ABOUT EDABOARD.COM
Post here your comments, suggestions and problems* Threads 369
* Messages 2.7K
* Threads 369
* Messages 2.7K
M
Requests to Deactivate/Delete EDABoard User Account* Nov 17, 2020
* mainframesk
__
EDA JOBS
Looking for a job? Forum for Job Seekers and Job Openings.* Threads 3.7K
* Messages 10.7K
* Threads 3.7K
* Messages 10.7K
M
Looking for Electrical Maintenance Shift Manager in Granite City, IL * Yesterday at 9:55 AM* maxadamowski
__
BUSINESS, PROMOTIONS, ADVERTISING Forum for advertising and promotions. Only here advertising is allowed. Forum moderated.* Threads 1.5K
* Messages 2.6K
* Threads 1.5K
* Messages 2.6K
M
FREE Course : Learn Verilog-A : Analog HDL* Friday at 6:19 AM
* mridulsg82
Social Groups
__
SOCIAL GROUPS DISCUSSIONS* Threads 2.9K
* Messages 5K
Sub-forums
SUB-FORUMS
* Positioning
* RF Design Solutions* MPLAB Problems
* VLSI
* DFT
* Reversible Logic
* MATLAB BEGINERRS
* Hardware & Networking* dsPIC
* VLSI programming group* OptiSystem 10.0
* AUTOSAR
* M.E CAD/CAM
* SystemVerilog
* IGBT
* Khmer Engineer
* RS485
* eA Robos
* Microstrip Circuit and Antenna * mobile communication * TCAD-Simulation and Modeling * Engineering Student* IRANIAN ENGINEER
* SOLAR POWER
* Embedded hobby
* Horn Antenna
* SWITCH mode power supply* ARM & Keil
* PCB DESIGNER HOME
* NFC
* Wireless Sensor Network * Digital design the real world* wimax_opnet
* PLC , Embedded System * Digital Standard Cell Library * C , VERILOG, VHDL. * VLSI Jobs - World Wide * Antenna theory and design * PIC16Fxx, DS18B20 Temperature sensor based zero cross , firing angle control of TRIAC * SIMCOM GSM /GPRS TECHNICAL DISCUSSION * OPNET & NETWORK DESIGN * Microwave engineering* Project help
* cadence
* basic electronics
* VLSI Startup
* Toroidal winding machine* HFSS Simulator
* PCB design
* Orbital Angular Momentum (OAM) Antennas * Dispersion Diagram in CST * electronics in life forum * RF Energy Harvesting * PCB Interconnects and Socket Technology * Dissertation Writing Service * "we most more know " * Signal Integrity and Power Integrity * PCB Reversing Engineering * Electronic Connectors* DLMS protocol
* PCB farication knowledge* ESD
* Cadence_TSMC
* 5G Technologies
* ICE-Integrated Circuit Engineers * Pic microcontroller projecta * Thermal Management * wireless sensor neworks * Memory design and layout * community of Engineers * Cadence Learing Problems* RFID
* FREE COURSES
* VLSI DFT
* Tharanath PP
* DFM Coaching
* RF circuits and systems design* Sensors
* MATLAB
* DSP Implementation* EAGLE users
* Wireless Sensors Networks* GATE 2011
* Team work
* Indian engineers
* Image Processing
* FPGA designers
* ARM MICRO-CONTROLLER* VHDL
* AVR Microcontroller* 8051
* 8086 microcontroller and embeded system * Freeware and Utilities * Pakistani Engineers* mems design
* Arduino
* Assembly language
* Malaysian Engineers* Sigma Delta ADC
* indian engineer
* Electronic Engineer in/from Malaysia * VB and BASIC Language* EMC group
* microcontroller 8051 * Tunisian Engineers * Robotics and electronics education* Embedded Systems
* Power Management IC design* ASIC designer
* RF chip design and suppliers in china * MS in America-For International Students (Others too Plz post)* Msp430
* Semiconductor Jobs,India * VIRTUAL INSTRUMENTATION * RC And Microcontollers * RF circuit design with Mentor Graphics * High Speed PCB designing * lpc2000 ARM7 family * WeekEnd Electronics Projects For All * Cadence OrCad user group * motion control, motor control* Future Design
* HFSS
* PAKISTANI Egr's
* Icarus verilog Users* Channel Coding
* Power Electronics
* Electronics Engineers * LAPTOP ENGINEERS-INDIA * Renewable/ Alternate Energy & Power Converter Design Group * ALLEGRO PCB DESIGN ENGINEERS * VLSI Physical Design* Freecircuits
* VLSI Openings,India* ARM processor
* Industrial PLC and Automation* Verilog HDL
* gajendra embedded
* OPEN AND FREE PRODUCT IDEAS * Edaboard-GoodReads * Electronic Measurement * Egyptian Micro controller Group * Embedded C programming with ARM * GSM Communications * Electronic cable assembly&wire harness* Turk Engineers
* Embedded Wireless Networks - WiFi, ZigBee, MiWi, 802.15.4,Bluetooth & RF
* low power vlsi
* Beginners of Embedded system* System Verilog
* Jobless Engineers
* RFID Technologies
* China engineer
* UET_EMBEDDED
* Embedded C/C++ Programming* Analog robotics
* Netduino Development board * MIXED SIGANL LAYOUT DESIGN * Electrical and electronics * EGYPTIAN- ENGINEERS* FPGA Beijing
* Kerala engineers
* Proteus Design Suite - Simulation & PCB Layout* Hspice Users
* Analog Layout Engineers group * vlb 2008 -2012 batch * PVT Variations in IC Design * Egyptian Engineers* NIGERIA ENGINEERS
* VLSI & DESIGN TECHNOLOGY * RF Microwave IC Designers * ZigBee technology 2.4 GHz IEEE802.15.4* Millimeter Wave
* Digital Design
* RF IC Optimization * Cadence Design Centre * High Speed PCB Design concept,EMI EMC,Crosstalk,differentail pair consderation and Layer stack defin* DFT Engineers
* 1-Wire MicroLAN iButton* SD Protocol
* Antenna Design
* Optical Fiber Communication * Fixed Wireless Telephone* Metamaterials
* GATE 2012
* PC Designers, Manufacturers, and Engineers * FPGA AND PC INTERFACING* Indian Engineerrs
* Mentor Graphics Simulators * WIRELESS COMMUNICATION* Signal Integrity
* LCD PLASMA TV MONITOR REPAIR * Verilator /C++ based Verification /Home* Xilinx SerDes
* Radio Control
* Laptop & Desktop Motherboard Repair * VLSI PD- discussion * Arduino Enthusiasts * mikroC compiler/IDE * Switch Mode Power Supply (SMPS)* SENIOR MEMBERS
* Analog Design Engineer * Interview questions* Libraries
* Cmos Layout
* Python
* India VLSI Group
* Image/Video Processing * BIO MEDICAL ENGINEERING * India Embedded Group * POWERFACTOR CORRECTION* Altium Designer
* FDTD methods in EM* GSM/GPRS Modem
* microwave software * electronic devices * Test and Measuring * 4 G technology systems and their issues * Motherboard Repair* openSparc T2
* CST Microwave
* Computer Networking * Advanced design system (ADS)* Hackers
* Multisim & Ultiboard Help * Filipino Engineers * Command Prompt Tricks and Hacks* Cognitive Radio
* J@V@
* Signal processing
* Automotive Electronics* linux
* LED Matrix Display* pandaboard
* Threads 2.9K
* Messages 5K
K
I have interfaced glcd with 89c51. At the time of simulation am getting the error "nonexistant pin INVERT"* Monday at 3:07 AM
* kulkarnisampada
Blogs
__
BLOGS DISCUSSIONS
* Threads 14
* Messages 18
* Threads 14
* Messages 18
N
Keil integration with VSCode * Thursday at 11:51 PM* niciki
LATEST MEDIAS
* 1
* 2
* 3
* 4
* 5
* 6
* 7
* 8
* 9
* 10
* 11
* 12
MOST ACTIVE GROUPS
MATLAB
M
MATLAB
* __ Public Group
* __ 30K
* __ 1K
* __ 193
* __ 0
MATLAB
* J
* M
* A
* R
* P
* G
HFSS
H
HFSS
* __ Public Group
* __ 23K
* __ 765
* __ 163
* __ 0
HFSS
*
* A
* A
* U
* M
* L
Industrial PLC and AutomationI
Industrial PLC and Automation* __ Public Group
* __ 18K
* __ 161
* __ 110
* __ 0
Industrial PLC and Automation*
* S
* J
* C
FEATURED BLOG ENTRIES*
10 IMPORTANT POINTS TO CONSIDER WHEN USING SPRING-LOADED CONNECTORS (SLCS) IN YOUR DESIGN* Jun 12, 2020
* Uncategorized
*
ANDROID CLIENT SSH EXTENSION FOR MIT APPLICATION INVENTOR 2* May 8, 2019
* Uncategorized
*
SIMPLE STEPS TO MAKE COMPLICATED 3D STRUCTURE WITH SIMPLE LINES INHFSS
* Sep 19, 2016
* Uncategorized
View all featured entries Toggle Sidebar PART AND INVENTORY SEARCH WELCOME TO EDABOARD.COMSPONSOR
MEMBERS ONLINE
* rruwali
* Easy peasy
* FenTrac
* nick703
* kearaObemi
* Maximusetd
* hexreader
Total: 365 (members: 7, guests: 358)NEW POSTS
*
E
Role of Schottky Diode in XL4015 module * Latest: Easy peasy* Today at 4:01 AM
Power Electronics
*
E
Powder core , non-linear inductors for Boost PFC? * Latest: Easy peasy* Today at 3:29 AM
Power Electronics
*
A
ir2110 drive boost converter short circuit* Latest: Akanimo
* Today at 2:55 AM
Power Electronics
*
D
5uW and 500mV energy-harvesting possible? * Latest: dick_freebird* Today at 1:56 AM
IoT - Internet of Things*
B
Fiber optic cable implementation on Breadboard. * Latest: BradtheRad* Today at 12:48 AM
PCB Routing Schematic Layout software and Simulation programsNEW THREADS
*
M
ir2110 drive boost converter short circuit* Started by mshh
* Yesterday at 9:13 PM* Replies: 6
Power Electronics
*
Z
Powder core , non-linear inductors for Boost PFC? * Started by zenerbjt * Yesterday at 9:03 PM* Replies: 2
Power Electronics
*
Shifted ground on battery protection system * Started by kappa_am * Yesterday at 6:38 PM* Replies: 1
Power Electronics
*
H
Too many conductors touch lumped port * Started by hank_the_wolf * Yesterday at 6:27 PM* Replies: 0
Electromagnetic Design and Simulation*
M
5uW and 500mV energy-harvesting possible?* Started by MacBam
* Yesterday at 6:18 PM* Replies: 2
IoT - Internet of ThingsNEW BLOG ENTRIES
*
N
Keil integration with VSCode The background: I felt in love with VSCode since I have started touse...
* niciki
* Updated: Thursday at 11:51 PM*
T
How can you greatly speed up simulation of SPICE or other designdata?
SPICE netlists and other analog source code are getting morecomplex...
* talius
* Updated: Aug 19, 2020*
M
C CrashSheet
I would like to share with you summary of the C language. Source...* muhammad_ali
* Updated: Jul 12, 2020*
T
Parasitic viewer - accelerating analysis and simulation of post-layout netlists Decreasing sizes of semiconductor process geometries and greaternumber...
* talius
* Updated: Jun 27, 2020*
A probable future for the connector hardware world Back in the early 1990's, I accompanied our chief engineer tovisit...
* mhoulroyd
* Updated: Jun 21, 2020 LATEST UPDATED GROUPS*
P
Proteus Design Suite - Simulation & PCB Layout* __ Public Group
* 884 members
Uncategorized
*
C
cadence
* __ Public Group
* 104 members
Uncategorized
*
P
Pic microcontroller projecta* __ Public Group
* 35 members
Uncategorized
*
M
Malaysian Engineers
* __ Public Group
* 21 members
Uncategorized
*
E
EMC group
* __ Public Group
* 63 members
Uncategorized
MOST ACTIVE USERS
FvM 276,830 Activity points betwixt 123,214 Activity points KlausST 121,162 Activity pointsB
BradtheRad 102,443 Activity pointsT
treez 76,188 Activity pointsTOP HELPED / MONTH
*
KlausST
37 Posts
*
FvM
17 Posts
*
betwixt
16 Posts
*
D
danadakk
15 Posts
*
E
Easy peasy
15 Posts
TOP POSTERS
*
FvM
47646 Posts
*
KlausST
18405 Posts
*
betwixt
14446 Posts
*
B
BradtheRad
13728 Posts
*
alexan_e
11895 Posts
LATEST REPUTATIONS
*
E
eagle1109 > Akanimo
points: 2 Message: Helpful Answer Positive Rating* eagle1109
* 20 minutes ago
*
D
Danath256 > ZASto
points: 2 Message: Thank you so much!* Danath256
* Yesterday at 6:34 PM*
J
Junus2012 > KlausST
points: 2 Message: Helpful Answer Positive Rating* Junus2012
* Yesterday at 5:58 PM*
J
Junus2012 > danadakk points: 2 Message: Helpful Answer Positive Rating* Junus2012
* Yesterday at 5:58 PM*
M
Mai89 > ads-ee
points: 2 Message: Helpful Answer Positive Rating* Mai89
* Yesterday at 4:45 PMFORUM STATISTICS
* Threads 372,800
* Messages 1,630,128* Members 583,873
* Latest member pgtkimSHARE THIS PAGE
__ Facebook __ Twitter__ Reddit
__ Pinterest
__ Tumblr
__ WhatsApp __
Email __ Link
CONNECT WITH US
__ Facebook __ Twitter__ Contact us
ONLINE STATISTICS
* Members online 7
* Guests online 358
* Total visitors 365 Totals may include hidden visitors.FORUM STATISTICS
* Threads 372,800
* Messages 1,630,128* Members 583,873
* Latest member pgtkimWHAT'S NEW
* __ New posts
* __ New profile posts * __ Latest activity Copyright © 2020 WTWH Media, LLC. All Rights Reserved. * __ Green Nova Style* __ Change width
* Contact us
* Terms and rules
* Privacy policy
* Help
* Home
* __RSS
*
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register. By continuing to use this site, you are consenting to our use ofcookies.
Accept Learn more…__Top
______
Details
Copyright © 2024 ArchiveBay.com. All rights reserved. Terms of Use | Privacy Policy | DMCA | 2021 | Feedback | Advertising | RSS 2.0